View CAT9954AHV4I-G-T2_578301.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CAT9554, CAT9554A
8-bit I2C and SMBus I/O Port with Interrupt FEATURES
I 400kHz I2C bus compatible* I 2.3V to 5.5V operation I Low stand-by current I 5V tolerant I/Os I 8 I/O pins that default to inputs at power-up I High drive capability I Individual I/O configuration I Polarity inversion register I Active low interrupt output I Internal power-on reset I No glitch on power-up I Noise filter on SDA/SCL inputs I Cascadable up to 8 devices I Industrial temperature range I RoHS-compliant 16-lead SOIC and TSSOP, and
DESCRIPTION
The CAT9554 and CAT9554A are CMOS devices that provide 8-bit parallel input/output port expansion for I2C and SMBus compatible applications. These I/O expanders provide a simple solution in applications where additional I/Os are needed: sensors, power switches, LEDs, pushbuttons, and fans. The CAT9554/9554A consist of an input port register, an output port register, a configuration register, a polarity inversion register and an I2C/SMBus-compatible serial interface. Any of the eight I/Os can be configured as an input or output by writing to the configuration register. The system master can invert the CAT9554/9554A input data by writing to the active-high polarity inversion register. The CAT9554/9554A features an active low interrupt output which indicates to the system master that an input state has changed. The device's extended addressing capability allows up to 8 devices to share the same bus. The CAT9554A is identical to the CAT9554 except the fixed part of the I2C slave address is different. This allows up to 16 of devices (eight CAT9554 and eight CAT9554A) to be connected on the same bus.
16-pad TQFN (4 x 4 mm) packages
APPLICATIONS
I White goods (dishwashers, washing machines) I Handheld devices (cell phones, PDAs, digital
cameras)
I Data Communications (routers, hubs and
servers)
For Ordering Information details, see page 15.
BLOCK DIAGRAM
A0 A1 A2 8-BIT SCL SDA INPUT FILTER I2C/SMBUS CONTROL WRITE pulse READ pulse INPUT/ OUTPUT PORTS
I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6
VCC VSS POWER-ON RESET LP FILTER
I/O7
VCC
INT
NOTE: ALL I/Os ARE SET TO INPUTS AT RESET
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I2C Bus Protocol.
(c) 2005 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
1
Doc. No. 25088, Rev. B
CAT9554, CAT9554A
PIN CONFIGURATION
SOIC (W) TSSOP (Y)
A0 A1 A2 I/O0 I/O1 I/O2 I/O3 VSS 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VCC SDA SCL INT I/O7 I/O6 I/O5 I/O4
TQFN (HV4)
A1
16
A0
15
VCC SDA
14 13
A2 1 I/O0 2 I/O1 3 I/O2 4
5 6 7 8
12 SCL 11 INT 10 I/O7 9 I/O6
I/O3 VSS I/O4 I/O5
4 x 4 mm Top View
PIN DESCRIPTION
SOIC / TSSOP 1 2 3 4-7 8 9-12 13 14 15 16 TQFN 15 16 1 2-5 6 7-10 11 12 13 14 PIN NAME A0 A1 A2 I/O0-3 VSS I/O4-7 INT SCL SDA VCC FUNCTION Address Input 0 Address Input 1 Address Input 2 Input/Output Port 0 to Input/Output Port 3 Ground Input/Output Port 4 to Input/Output Port 7 Interrupt Output (open drain) Serial Clock Serial Data Power Supply
ABSOLUTE MAXIMUM RATINGS(1)
VCC with Respect to Ground ............... -0.5V to +6.5V Voltage on Any Pin with Respect to Ground ........................ -0.5V to +5.5V DC Current on I/O0 to I/O7 ........................................... +50 mA DC Input Current ............................................. +20 mA VCC Supply Current ............................................ 85mA RELIABILITY CHARACTERISTICS
Symbol VZAP(2) ILTH(2)(3) Parameter ESD Susceptibility Latch-up Reference Test Method JEDEC Standard JESD 22 JEDEC Standard 17 Min 2000 100 Units Volts mA
VSS Supply Current .......................................... 100mA Package Power Dissipation Capability (TA = 25C) ................................... 1.0W Junction Temperature ..................................... +150C Storage Temperature ........................ -65C to +150C
Notes: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. (2) This parameter is tested initially and after a design or process change that affects the parameter. (3) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to VCC +1V.
Doc. No. 25088, Rev. B
2
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT9554, CAT9554A
D.C. OPERATING CHARACTERISTICS VCC = 2.3 to 5.5 V; TA = -40C to +85C, unless otherwise specified
Symbol Parameter Supplies VCC ICC Istbl Istbh VPOR VIL (1) VIH (1) IOL IL CI (2) CO (2) A0, A1, A2 VIL (1) VIH (1) ILI I/Os VIL VIH Low level input voltage High level input voltage VOL = 0.5 V; VCC = 2.3 V; (3) VOL = 0.7 V; VCC = 2.3 V; (3) VOL = 0.5 V; VCC = 4.5 V; (3) VOL = 0.7 V; VCC = 4.5 V; (3) VOL = 0.5 V; VCC = 3.0 V; ((3) VOL = 0.7 V; VCC = 3.0 V; (3) IOH = - 8 mA; VCC = 2.3 V; (4) IOH = - 10 mA; VCC = 2.3 V; (4) IOH = - 8 mA; VCC = 3.0 V; (4) IOH = - 10 mA; VCC = 3.0 V; (4) IOH = - 8 mA; VCC = 4.75 V; (4) IOH = - 10 mA; VCC = 4.75 V; (4) VCC = 3.6 V; VI = VCC VCC = 5.5 V; VI = VSS -0.5 2.0 8 10 8 10 8 10 1.8 1.7 2.6 2.5 4.1 4.0 -- -- -- -- -- -- 10 13 17 24 14 19 -- -- -- -- -- -- -- -- -- -- 0.8 5.5 -- -- -- -- -- -- -- -- -- -- -- -- 1 -100 5 8 V V mA mA mA mA mA mA V V V V V V A A pF pF Low level input voltage High level input voltage Input leakage current -0.5 2.0 -1 -- -- -- 0.8 5.5 1 V V A Supply voltage Supply current Standby current Standby current Power-on reset voltage Low level input voltage High level input voltage Low level output current Leakage current Input capacitance Output capacitance Operating mode; VCC = 5.5 V; no load; fSCL = 100 kHz Standby mode; VCC = 5.5 V; no load; VI = VSS; fSCL = 0 kHz; I/O = inputs Standby mode; VCC = 5.5 V; no load; VI = VCC; fSCL = 0 kHz; I/O = inputs No load; VI = VCC or VSS 2.3 -- -- -- -- -0.5 0.7 VCC 3 -1 -- -- -- 104 550 0.25 1.5 -- -- -- -- -- -- 5.5 175 700 1 1.65 0.3 VCC 5.5 -- +1 6 8 V A A A V V V mA A pF pF Conditions Min Typ Max Unit
SCL, SDA, INT
VOL = 0.4V VI = VCC or VSS VI = VSS VO = VSS
IOL
Low level output current
VOH
High level output voltage
IIH IIL CI (2) CO (2)
Input leakage current Input leakage current Input capacitance Output capacitance
Notes: 1. VIL min and VIH max are reference values only and are not tested. 2. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested. 3. The total current sunk by all I/Os must be limited to 100 mA and each I/O limited to 25 mA maximum. 4. The total current sourced by all I/Os must be limited to 85 mA.
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
3
Doc. No. 25088, Rev. B
CAT9554, CAT9554A
A.C. CHARACTERISTICS VCC = 2.3V to 5.5V, TA = -40C to +85C, unless otherwise specified(1).
Symbol fSCL tSP tLOW tHIGH tR tF
(2) (2)
Parameter Clock Frequency Input Filter Spike Suppression (SDA, SCL) Clock Low Period Clock High Period SDA and SCL Rise Time SDA and SCL Fall Time Start Condition Hold Time Start Condition Setup Time (for a Repeated Start) Data Input Hold Time Data In Setup Time Stop Condition Setup Time SCL Low to Data Out Valid Data Out Hold Time Time the Bus must be Free Before a New Transmission Can Start Output Data Valid Input Data Setup Time Input Data Hold Time
Min
Max 400 50
Units kHz ns s s
1.3 0.6 20 20 0.6 0.6 0 100 0.6 900 50 1.3 200 100 1 300 300
ns ns s s ns ns s ns ns s ns ns s
tHD:STA tSU:STA tHD:DAT tSU:DAT tSU:STO tAA tDH tBUF
(2)
Port Timing tPV tPS tPH tIV tIR
Interrupt Timing Interrupt Valid Interrupt Reset 4 4 s s
Notes: 1. Test conditions according to "AC Test Conditions" table. 2. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
Doc. No. 25088, Rev. B
4
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT9554, CAT9554A
AC TEST CONDITIONS
Input Rise and Fall time CMOS Input Voltages CMOS Input Reference Voltages TTL Input Voltages TTL Input Reference Voltages Output Reference Voltages Output Load: SDA, INT Output Load: I/Os
< = 10ns 0.2VCC to 0.8VCC 0.3VCC to 0.7VCC 0.4V to 2.4V 0.8V, 2.0V 0.5VCC Current Souce IOL = 3mA; CL = 100pF Current Source: IOL/IOH = 10mA; CL = 50pF
tF tLOW SCL tSU:STA tHD:STA
tHIGH tLOW
tR
tHD:DAT
tSU:DAT
tSU:STO
SDA IN tAA SDA OUT tDH tBUF
Figure 1. 2-Wire Serial Interface Timing
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
5
Doc. No. 25088, Rev. B
CAT9554, CAT9554A
PIN DESCRIPTION SCL: Serial Clock The serial clock input clocks all data transferred into or out of the device. The SCL line requires a pull-up resistor if it is driven by an open drain output. SDA: Serial Data/Address The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs. A pull-up resistor must be connected from SDA line to Vcc. The value of the pull-up resistor, RP, can be calculated based on minimum and maximum values from Figure 2 and Figure 3 (see Note). A0, A1, A2: Device Address Inputs These inputs are used for extended addressing capability. The A0, A1, A2 pins should be hardwired to VCC or VSS. When hardwired, up to eight CAT9554/9554As may be addressed on a single bus system. The levels on these inputs are compared with corresponding bits, A2, A1, A0, from the slave address byte. I/O0 to I/O7: Input / Output Ports Any of these pins may be configured as input or output. The simplified schematic of I/O0 to I/O7 is shown in Figure 4. When an I/O is configured as an input, the Q1 and Q2 output transistors are off creating a high impedance input with a weak pull-up resistor (typical 100 k). If the I/O pin is configured as an output, the pushpull output stage is enabled. Care should be taken if an external voltage is applied to an I/O pin configured as an output due to the low impedance paths that exist between the pin and either VCC or VSS.
(IOL = 3mA @ VOLmax)
2.5 2 1.5 1 0.5 0 2 2.4 2.8 3.2 3.6 4 4.4 4.8 5.2 5.6
(Fast Mode I2C Bus / tr max = 300ns)
8.00
RP max (Kohm)
RP min (Kohm)
7.00 6.00 5.00 4.00 3.00 2.00 1.00 0.00 50 100 150 200 250 300 350 400
VCC (V)
CBUS (pF)
Figure 2. Minimum RP Value versus Supply Voltage
Figure 3. Maximum RP Value versus Bus Capacitance
Note: According to the Fast Mode I2C bus specification, for bus capacitance up to 200pF, the pull up device can be a resistor. For bus loads between 200pF and 400pF, the pull-up device can be a current source (Imax = 3mA) or a switched resistor circuit.
Doc. No. 25088, Rev. B
6
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT9554, CAT9554A
INT: Interrupt Output The open-drain interrupt output is activated when one of the port pins configured as an input changes state (differs from the corresponding input port register bit state). The interrupt is deactivated when the input returns to its previous state or the input port register is read. Changing an I/O from an output to an input may cause a false interrupt if the state of the pin does not match the contents of the input port register.
Data from Shift Register Data from Shift Register
Configuration Register D FF Q
Output Port Register Data VCC Q1
Write Configuration Pulse
CK
Q
D FF
Q
Write Pulse
I/O0 to I/O7 CK Q Q2
Input Port Register Output Port Register
VSS Input Port Register Data
D
Q LATCH
Read Pulse
CK
Q
To INT
Data from Shift Register Write Polarity Register
D FF CK
Q
Polarity Register Data
Q
Polarity Inversion Register
Figure 4. Simplified Schematic of I/O0 to I/O7
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
7
Doc. No. 25088, Rev. B
CAT9554, CAT9554A
FUNCTIONAL DESCRIPTION The CAT9554 and CAT9554A general purpose input/ output (GPIO) peripherals provide up to eight I/O ports, controlled through an I2C compatible serial interface The CAT9554/54A support the I2C Bus data transmission protocol. This I2C Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT9554/9554A operate as a Slave device. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated. I2C Bus Protocol The features of the I2C bus protocol are defined as follows: (1) Data transfer may be initiated only when the bus is not busy. (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition (Figure 5). START and STOP Conditions The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT9554/9554A monitors the SDA and SCL lines and will not respond until this condition is met. A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition. Device Addressing After the bus Master sends a START condition, a slave address byte is required to enable the CAT9554/9554A for a read or write operation. The four most significant bits of the slave address are fixed as binary 0100 for the CAT9554 (Figure 6) and as 0111 for the CAT9554A (Figure 7). The CAT9554/9554A uses the next three bits as address bits. The address bits A2, A1 and A0 are used to select which device is accessed from maximum eight devices on the same bus. These bits must compare to their hardwired input pins. The 8th bit following the 7-bit slave address is the R/W bit that specifies whether a read or write operation is to be performed. When this bit is set to "1", a read operation is initiated, and when set to "0", a write operation is selected. Following the START condition and the slave address byte, the CAT9554/9554A monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT9554/9554A then performs a read or a write operation depending on the state of the R/W bit.
SCL
SDA START CONDITION STOP CONDITION
Figure 5. START/STOP Conditions
SLAVE ADDRESS 0 1 0 0 A2 A1 A0 R/W 0 1 SLAVE ADDRESS 1 1 A2 A1 A0 R/W
FIXED
PROGRAMMABLE HARDWARE SELECTABLE
FIXED
PROGRAMMABLE HARDWARE SELECTABLE
Figure 6. CAT9554 Slave Address
Doc. No. 25088, Rev. B
Figure 7. CAT9554A Slave Address
8
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT9554, CAT9554A
Acknowledge After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The SDA line remains stable LOW during the HIGH period of the acknowledge related clock pulse (Figure 5). The CAT9554/9554A respond with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte. When the CAT9554/9554A begins a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT9554/9554A will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. The master must then issue a STOP condition to return the CAT9554/9554A to the standby power mode and place the device in a known state. Registers and Bus Transactions The CAT9554/9554A consist of an input port register, an output port register, a polarity inversion register and a configuration register. Table 1 shows the register address table. Tables 2 to 5 list Register 0 through Register 3 information. Table 1. Register Command Byte
Command (hex) 0x00 0x01 0x02 0x03
The command byte is the first byte to follow the device address byte during a write/read bus transaction. The register command byte acts as a pointer to determine which register will be written or read. The input port register is a read only port. It reflects the incoming logic levels of the I/O pins, regardless of whether the pin is defined as an input or an output by the configuration register. Writes to the input port register are ignored. Table 2. Register 0 - Input Port Register
bit default I7 1 I6 1 I5 1 I4 1 I3 1 I2 1 I1 1 I0 1
Table 3. Register 1 - Output Port Register
bit default O7 1 O6 1 O5 1 O4 1 O3 1 O2 1 O1 1 O0 1
Table 4. Register 2 - Polarity Inversion Register
bit default N7 0 N6 0 N5 0 N4 0 N3 0 N2 0 N1 0 N0 0
Table 5. Register 3 - Configuration Register
bit C7 1 C6 1 C5 1 C4 1 C3 1 C2 1 C1 1 C0 1
Protocol Read byte Read/write byte Read/write byte Read/write byte
Function Input port register Output port register Polarity inversion register Configuration register
default
BUS RELEASE DELAY (TRANSMITTER) SCL FROM MASTER DATA OUTPUT FROM TRANSMITTER DATA OUTPUT FROM RECEIVER START 1 8 9
BUS RELEASE DELAY (RECEIVER)
ACK SETUP ACK DELAY
Figure 8. Acknowledge Timing
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
9
Doc. No. 25088, Rev. B
CAT9554, CAT9554A
The output port register sets the outgoing logic levels of the I/O ports, defined as outputs by the configuration register. Bit values in this register have no effect on I/O pins defined as inputs. Reads from the output port register reflect the value that is in the flip-flop controlling the output, not the actual I/O pin value. The polarity inversion register allows the user to invert the polarity of the input port register data. If a bit in this register is set ("1") the corresponding input port data is inverted. If a bit in the polarity inversion register is cleared ("0"), the original input port polarity is retained. The configuration register sets the directions of the ports. Set the bit in the configuration register to enable the corresponding port pin as an input with a high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At power-up, the I/Os are configured as inputs with a weak pull-up resistor to VCC. Data is transmitted to the CAT9554/9554A registers using the write mode shown in Figure 9 and Figure 10. The CAT9554/9554A registers are read according to the timing diagrams shown in Figure 11 and Figure 12. Once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte will be sent.
SCL
1
2
3
4
5
6
7
8
9
slave address SDA S 0 1 0 0 A2 A1 A0
R/W 0 A 0 0
command byte 0 0 0 0 0 1 A
data to port DATA 1 acknowledge from slave A P stop condition
start condition WRITE TO PORT DATA OUT FROM PORT
acknowledge from slave
acknowledge from slave
DATA 1 VALID
tpv
Figure 9. Write to Output Port Register
SCL
1
2
3
4
5
6
7
8
9
slave address SDA S 0 1 0 0 A2 A1 A0
R/W 0 A 0 0
command byte 0 0 0 0 1 1/0 A
data to register DATA 1 acknowledge from slave A P stop condition
start condition WRITE TO REGISTER
acknowledge from slave
acknowledge from slave
Figure 10. Write to Configuration or Polarity Inversion Register
Doc. No. 25088, Rev. B
10
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT9554, CAT9554A
Power-On Reset Operation When the power supply is applied to VCC pin, an internal power-on reset pulse holds the CAT9554/9554A in a reset state until VCC reaches VPOR level. At this point, the reset condition is released and the internal state machine and the CAT9554/9554A registers are initialized to their default state.
slave address S 0 1 0 0 A2 A1 A0
R/W 0 A COMMAND BYTE acknowledge from slave A S 0 1
slave address 0 0
R/W
acknowledge from master data from register DATA first byte A
A2 A1 A0 1 A
acknowledge from slave
acknowledge from slave
At this moment master-transmitter becomes master-receiver and slave-receiver becomes slave-transmitter no acknowledge from master data from register DATA last byte NA P
Figure 11. Read from Register
SCL
1
2
3
4
5
6
7
8
9
slave address SDA S 0 1 0 0 A2 A1 A0
R/W 1 A
data from port DATA 1 acknowledge from master A
data from port DATA 4 no acknowledge from master NA P stop condition
start condition READ FROM PORT DATA INTO PORT
acknowledge from slave
DATA 1
DATA 2
DATA 3
DATA 4
tPH
tPS
INT tIV tIR
Figure 12. Read Input Port Register
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
11
Doc. No. 25088, Rev. B
CAT9554, CAT9554A
PACKAGE DRAWINGS 16-LEAD 150 MIL WIDE SOIC (W)
E1 E
D
h x 45 C A 1
e b
A1 L
SYMBOL A1 A b C D E E1 e h L 1
MIN 0.10 1.35 0.33 0.17 9.80 5.80 3.80 0.25 0.40 0
NOM
MAX 0.25 1.75 0.51 0.25 10.00 6.20 4.00 0.50 1.27 8
9.90 6.00 3.90 1.27 BSC
16-Lead_SOIC.eps
Notes: 1. All dimensions are in millimeters. 2. Complies with JEDEC specification MS-013.
Doc. No. 25088, Rev. B
12
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT9554, CAT9554A
PACKAGE DRAWINGS 16-LEAD TSSOP (Y)
SEE DETAIL A
E
E1
C
D
A2
A
b
e A1
GAGE PLANE 1 L 0.25 L1 DETAIL "A"
SYMBOL A A1 A2 b c D E E1 e L L1 1
MIN 0.05 0.80 0.19 0.09 4.90 4.30 0.45 0.00
NOM
MAX 1.20 0.15 1.05 0.30 0.20 5.10 4.50 0.75 8.00
0.90
5.00 6.40 BSC 4.40 0.65 BSC 0.60 1.00 REF
Notes: 1. All dimensions are in millimeters. 2. Complies with JEDEC specification MO-153.
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
13
Doc. No. 25088, Rev. B
CAT9554, CAT9554A
PACKAGE DRAWINGS 16-PAD TQFN (4 x 4 mm) (HV4)
C D2 PIN 1 ID
D
E2
b
L E A A1 3xe e
SYMBOL A A1 b C D D2 e E E2 L
MIN 0.70 0.00 0.25
MIN 0.75 0.02 0.30 0.20 REF
MAX 0.80 0.05 0.35
3.95 2.15
4.00 2.20 0.65 BSC
4.05 2.25
3.95 2.15 0.50
4.00 2.20 0.55
4.05 2.25 0.60
Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC specification MO-229.
Doc. No. 25088, Rev. B
14
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT9554, CAT9554A
ORDERING INFORMATION
Prefix CAT Optional Company ID Device # 9554 Product Number 9554 9554A Package W: SOIC Y: TSSOP HV4: TQFN Suffix W I -G T2
Temperature Range I = Industrial (-40C to +85C)
Tape & Reel T: Tape & Reel 2: 2000/Reel
Lead Finish Blank: Matte-Tin G: NiPdAu
Notes: (1) All packages are RoHS-compliant (Lead-free, Halogen-free). (2) The standard lead finish is NiPdAu pre-plated on SOIC and TSSOP packages and Matte-Tin on TQFN packages. (3) The device used in the above example is a CAT9554WI-GT2 (SOIC, Industrial Temperature, NiPdAu, Tape & Reel). (4) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.
Ordering Part Number CAT9554WI-G CAT9554WI-GT2 CAT9554YI-G CAT9554YI-GT2 CAT9554HV4I CAT9554HV4I-T2
Package SOIC SOIC TSSOP TSSOP TQFN TQFN
Lead Finish NiPdAu NiPdAu NiPdAu NiPdAu Matte-Tin Matte-Tin
Ordering Part Number CAT9554AWI-G CAT9554AWI-GT2 CAT9554AYI-G CAT9554AYI-GT2 CAT9554AHV4I CAT9554AHV4I-T2
Package SOIC SOIC TSSOP TSSOP TQFN TQFN
Lead Finish NiPdAu NiPdAu NiPdAu NiPdAu Matte-Tin Matte-Tin
(c) 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
15
Doc. No. 25088, Rev. B
REVISION HISTORY
Date 07/08/2005 06/28/2006 Rev. A B Comments Initial Issue Update Features Add Applications Update Descriptions Update Pin Description Table Update Absolute Maximum Ratings Update D.C Operating Characteristics Update A.C Characteristics Update AC Test Conditions Update Pin Description Update Figure 2, Figure 4, Figure 5, Figure 8 and Figure 12 Update Functional Description Update Package Drawings Update Ordering Information
Copyrights, Trademarks and Patents Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:
DPP TM AE2 TM MiniPotTM
Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.
CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.
Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur. Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale. Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.
Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com
Publication #: Revison: Issue date:
25088 B 06/28/06

▲Up To Search▲

Price & Availability of CAT9954AHV4I-G-T2

	To Download CAT9954AHV4I-G-T2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .